1. Appelo, D., et al., On the Automation of the Test Flow of Complex SoCs, Proc. IEEE VLSI Test Symposium (VTS 2006), Berkeley, USA, 2006, pp. 166–171.
2. Petersen, K., Oberg, J., and Magnhagen, B., Towards an almost C-Testable NoC Test Strategy, Proc. East-West Design and Test Symp. (EWDTS’07), Kharkov, Ukraine, 2007, pp. 126–132.
3. Yarmolik, S.V. and Yarmolik, V.N., Multiple Nondestructive March Tests with Changeable Address Sequences, Avtomat. Telemekh., 2007, no. 4, pp. 126–137.
4. Yarmolik, S.V., Kurbatskii, A.N., and Yarmolik, V.N., Determination of the Optimal Initial States for Multiple-Run RAM Testing, Avtomat. Vychisl. Tekhn., 2008, no. 3, pp. 15–23 [Aut. Cont. Comp. Sci. (Engl. Transl.) 2008, vol. 42, no. 3, pp. 120–125].
5. Yarmolik, S.V., Zankovich, A.P., and Ivanyuk, A.A., Marshevye testy dlya samotestirovaniya OZU (March Tests for RAM Self-Testing), Minsk: Izdatel’skii tsentr BGU, 2009.