Author:
Yarmolik S. V.,Kurbatskii A. N.,Yarmolik V. N.
Subject
Signal Processing,Control and Systems Engineering,Software
Reference11 articles.
1. Goor, A.J., Testing Semiconductor Memories. Theory and Practice, Chichester (UK): John Wiley & Sons, 1991.
2. Nicolaidis, M., Theory of Transparent BIST for RAMs, IEEE Trans. Computers, 1996, vol. 45, no. 10, pp. 1141–1156.
3. Karpovsky, M.G., Yarmolik, V.N., and Goor, A.J., Pseudo-exhaustive Word-oriented DRAM Testing, in Proc. EUROTEST Conf., March 6–9, 1995, pp. 126–132.
4. Yarmolik, S.N. and Sokol, B., Optimal Memory Address Seeds for Pattern Sensitive Faults Detection, in Proc. IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’2006), Prague, April 18–21, 2006, pp. 220–221.
5. Yarmolik, V.N., Klimets, Y., and Demidenko, S., March PS(23N) Test for DRAM Pattern-sensitive Faults, in Seventh IEEE Asian Test Symposium (ATS), Singapore, December, 1998, pp. 354–351.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献