1. V. Jovanoviæ, T. Suligoj, P. Biljanoviæ, L. K. Nanver, “FinFET technology for wide-channel devices with ultra-thin silicon body,” in Proc. of 31st Int. Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO2008, May 26–30, 2008, Opatija, Croatia, http://ectm.ewi.tudelft.nl/publications_pdf/document1263.pdf .
2. V. Raj Kumar, A. Alfred Kirubaraj, “Submicron 70nm CMOS Logic Design with FINFETs,” Int. J. Eng. Sci. Technol. 2, No. 9, 4751 (2010), http://www.ijest.info/docs/IJEST10-02-09-154.pdf .
3. Jie Gu, John Keane, Sachin Sapatnekar, Chris Kim, “Width quantization aware FinFET circuit design,” in Proc. of IEEE Conf. on Custom Integrated Circuits, CICC’06, 10–13 Sept. 2006, San Jose, CA (IEEE, 2006), pp. 337–340, DOI: 10.1109/CICC.2006.320916.
4. A. Carlson, Z. Guo, S. Balasubramanian, L. T. Pang, T.-J. King Liu, B. Nikolic, “FinFET SRAM with enhanced read/write margins,” in Proc. of IEEE Int. Conf. on SOI, 2–5 Oct. 2006, Niagara Falls, NY (IEEE, 2006), pp. 105–106, DOI: 10.1109/SOI.2006.284456.
5. A. Muttreja, N. Agarwal, N. K. Jha, “CMOS logic design with independent-gate FinFETs,” in Proc. of 25th Int. Conf. on Computer Design, ICCD, 7–10 Oct. 2007, Lake Tahoe, CA (IEEE, 2007), pp. 560–567, DOI: 10.1109/ICCD.2007.4601953.