1. A power-optimal repeater insertion methodology for global interconnects in nanometer designs
2. Cao, Y, Hu, CM and Huang, XJ. 2000. Effects of global interconnect optimizations on performance estimation of deep submicron design. Comput. Aided Desi., 2000. ICCAD-2000. IEEE/ACM International Conference. November2000, San Jose, CA, USA. pp.56–61.
3. Compact distributed RLC interconnect models. I. Single line transient, time delay, and overshoot expressions
4. Davis, JA, Venkatesan, R, Kaloyeros, A, Beylansky, M, Souri, SJ, Banerjee, K, Saraswat, KC, Rahman, A, Reif, R and Meindl, JD. 2001. Interconnect limits on gigascale integration (GSI) in the 21st century. Proceedings of the IEEE. March2001. Vol. 89, pp.305–324.
5. On-chip wiring design challenges for gigahertz operation