Subject
Electrical and Electronic Engineering
Reference11 articles.
1. A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications
2. Bashir , A . Li, J., Ivatury, K., Khan, N., Gala, N., Familia, N., and Mohammed, Z. (2009), ‘Fast Lock Scheme for Phase-locked Loops’, inProceedings of the IEEE Custom Integrated Circuits Conference,pp. 319–322
3. A wide-range delay-locked loop with a fixed latency of one clock cycle
4. A dual-slope phase frequency detector and charge pump architecture to achieve fast locking of phase-locked loop
5. Chiu , W-H . Chan, T.S., and Lin, T.H. (2007), ‘A 5.5-GHz 16-mW Fast-locking Frequency Synthesizer in 0.18-µm CMOS’, inProceedings of the IEEE Asian Solid-state Circuits Conference,pp. 456–459
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献