Author:
Mallikarjunaswamy M. S.,Anusha M. U.,Sriraksha B. R.,Bhat Harsha,Adithi K.,Pragna P.
Publisher
Springer Nature Singapore
Reference23 articles.
1. Yadlapati, A., Kakarla, H.K.: Design and verification of asynchronous FIFO with novel architecture using Verilog HDL. J. Eng. Appl. Sci. 14(1), 159–163 (2019)
2. Akhare, M., Narkhede, N.: Design and verification of generic FIFO using layered test bench and assertion technique. Int. J. Eng. Adv. Technol. (IJEAT) 8(6), 5254–5260 (2019). ISSN: 2249-8958 (Online)
3. Lincy, D.F., Thenappan, S.: Asynchronous FIFO design using Verilog. Int. Res. J. Eng. Technol. (IRJET) 7(9), 2147–2151 (2020). ISSN: 2395-0056
4. Gupta, S., Sharma, M., Chawla, R.: FPGA implementation of r-FIFO-based high-speed data acquisition IOT architecture model. SN Appl. Sci. 2, article no. 661 (2020)
5. Maurya, S.: Design of RTL synthesizable 32-bit FIFO memory. Int. J. Eng. Res. Technol. (IJERT) 5(11) (2016). ISSN: 2278-0181