1. Andrea Calimera et al., ‘Design techniques and architectures for low leakage SRAMs’, IEEE transactions on circuits and systems, vol. 59, No. 9, pp. 1992–2007, Sept. 2012.
2. ‘International technical roadmap for semiconductors’, 2009 available online at http:// www.itrs.net/links/ 2009ITRS/home2009.htm
3. Li-Jun Zhang et al., ‘Leakage power reduction techniques of 55 nm SRAM cells’, IETE Technical Review, Vol. 22, issue 2, pp. 135–145, 2001.
4. Debasis Mukherjee et al., ‘Static noise margin analysis of SRAM cell for high speed application’, International Journal of Computer Science Issues, Vol. 7, Issue 5, 2010
5. G. Razavipour et al., ‘Design and Analysis of Two Low-Power SRAM Cell Structures’, IEEE Transaction on Very Large Scale Integration (VLSI) Systems, Vol. 17, No. 10, pp. 1551–1555, Oct. 2009.