1. Johns, D.A., Martin, K.: Analog Integrated Circuit Design, p. 259. Wiley, New York (1997)
2. Kim, C.H., Lee, J.H., Lee, J.B., Kim, B.S., Park, C.S., Lee, S.B., Kim, D.Y.: A 64-Mbit, 640-MByte/s bidirectional data strobed, double-data-rate SDRAM with a 40-mW DLL for a 256-MByte memory system. IEEE J. Solid-State Circ. 33, 1703–1710 (1998)
3. Rick, W.: Clock and Data Recovery for Serial Digital Communication. Hewlett-Packard Company Palo Alto, California, ISSCC Short Course (2002)
4. Maillard, X., Devisch, F., Kuijk, M.: A 900-Mb/s CMOS data recovery DLL using half-frequency clock. IEEE J. Solid-State Circ. 37, 711–715 (2002)
5. Lee, J., Kundert, K.S., Razavi, B.: Analysis and modeling of bang-bang clock and data recovery circuits. IEEE J. Solid State Circ. 39, 613–621 (2004)