Author:
Kim C.H.,Lee J.H.,Lee J.B.,Kim B.S.,Park C.S.,Lee S.B.,Lee S.Y.,Park C.W.,Roh J.G.,Nam H.S.,Kim D.Y.,Lee D.Y.,Jung T.S.,Yoon H.,Cho S.I.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
23 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Failure modes and failure mitigation in GPGPUs: a reference model and its application;2022 IEEE 46th Annual Computers, Software, and Applications Conference (COMPSAC);2022-06
2. Implementation of Low-Power High-Speed Clock and Data Recovery;Cognitive Informatics and Soft Computing;2021
3. Introduction;A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel;2015
4. Modeling and Fast Eye Diagram Estimation of Ringing Effects on Branch Line Structures;IEEE Transactions on Components, Packaging and Manufacturing Technology;2014-04
5. A 1.7 Gbps DLL-Based Clock Data Recovery for a Serial Display Interface in 0.35-μm CMOS;ETRI Journal;2012-02-02