Author:
Gurusharan S.,Rahul Adhithya R.,Sri Harish S.,Anita J. P.
Reference14 articles.
1. C.E. Stroud, A Designer’s Guide to Built-In Self Test (Kluwer Academic Publishers, London, 2002).
2. P.A. Lee, T. Anderson, Fault Tolerance: Principles and Practice (Springer, Wien, 1990).
3. S. Shrivastava, Testing technique of BIST: a survey. Int. J. Comput. Appl. 161(3), 22–25 (2017)
4. J.P. Hofmeister, C. Mitchell, Automating control and evaluation of FPGA testing using SJ BIST®, in 2008 IEEE AUTOTESTCON (Salt Lake City, UT, 2008), pp. 402–407
5. S. Sunter, M. Tilmann, BIST of I/O circuit parameters via standard boundary scan, in 2010 IEEE International Test Conference (Austin, TX, 2010), pp. 1–10