Author:
Nguyen Hung Ngoc,Kim Cheol-Hong,Kim Jong-Myon
Reference11 articles.
1. Kang, M., Kim, J., Wills, L.M., Kim, J.-M.: Time-varying and multiresolution envelope analysis and discriminative feature analysis for bearing fault diagnosis. IEEE Trans. Ind. Electron. 62, 7749–7761 (2015)
2. Sanchez, M.A., Garrido, M., Lopez-Vallejo, M., Grajal, J.: Implementing FFT-based digital channelized receivers on FPGA platforms. IEEE Trans. Aerosp. Electron. Syst. 44, 1567–1585 (2008)
3. McKeown, S., Woods, R.: Power efficient, FPGA implementations of transform algorithms for radar-based digital receiver applications. IEEE Trans. Ind. Inf. 9, 1591–1600 (2013)
4. Derafshi, Z.H., Frounchi, J., Taghipour, H.: A high speed FPGA implementation of a 1024-point complex FFT processor. In: 2010 Second International Conference on Computer and Network Technology (ICCNT), pp. 312–315. IEEE (2010)
5. Ma, Z.-G., Yin, X.-B., Yu, F.: A novel memory-based FFT architecture for real-valued signals based on a radix-2 decimation-in-frequency algorithm. IEEE Trans. Circ. Syst. II Express Briefs 62, 876–880 (2015)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献