Author:
Swaminathan J. N.,Ambujam K.,Madhava Reddy V.,Mahesh P.,Harika Ch.,Keerthi P.,Keerthi B.,Aksa B.
Publisher
Springer Nature Singapore
Reference17 articles.
1. K. Vikas et al., Comparative analysis of proposed parallel digital multiplier with Dadda and other popular multipliers. Int. J. 4, 237–240 (2017)
2. S. Vaidya, D. Dandekar, Delay-power performance comparison of multipliers in VLSI circuit design. Int. J. Comput. Netw. Commun. (IJCNC) 2(4) (2010)
3. K.B. Jaiswal, V.N. Kumar, P. Seshadri, G. Lakshminarayanan, Low power Wallace tree multiplier using modified full adder, in 3rd International Conference on Signal Processing, Communication and Networking (ICSCN) (2015)
4. M. Naresh, B. Suneetha, Design of low power full adder based Wallace tree multiplier using cadence 180 nm technology. Int. J. Innov. Res. Sci. Eng. Technol. 6(5) (2017)
5. S. Venkateswara Reddy, Design and implementation of 32 bit multiplier using Vedic mathematics. Int. J. Adv. Res. Electr. Electron. Instrum. Eng. 2(8)