Publisher
Springer Nature Singapore
Reference12 articles.
1. H.H. Shravani, J.P. Anita, Structured DFT based analysis of standard benchmark circuits. Lecture Notes Electr. Eng. 569, 705–715 (2020)
2. N. Mohan., J.P. Anita, Compact test and diagnosis pattern generation for multiple fault pairs in single run. J. Eng. Sci. Technol. 15(6), 3820–3835 (2020)
3. P. Gupta, D. Samnani, A. Gupta, A. Asati, Design and ASIC implementation of column compression wallace/dadda multiplier in sub-threshold regime, in International Conference on Computing for Sustainable Global Development (2015)
4. C.S. Wallace, A suggestion for a fast multiplier. IEEE Trans. Electron. Comput. EC-13(1), 14–17, 1964
5. L. Dadda, Some schemes for parallel multipliers. Alta Freq. 34, 349–356 (1965)
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design of a Vedic Multiplier based 64-bit Multiplier Accumulator Unit;2024 5th International Conference on Innovative Trends in Information Technology (ICITIIT);2024-03-15
2. Secured Analog to Digital Converter Design Using Logic Obfuscation;2023 IEEE 11th Region 10 Humanitarian Technology Conference (R10-HTC);2023-10-16
3. Estimated Computing for Effective Configurable Adder;Lecture Notes in Electrical Engineering;2023
4. Generation of Counters and Compressors Using Sorting Network;Lecture Notes in Electrical Engineering;2023
5. High Speed and Power Efficient Multiplier and Adder Designs for Linear Convolution;Lecture Notes in Electrical Engineering;2023