Author:
Sharma Antriksh,Dwivedi Dileep
Reference11 articles.
1. Hassan H, Anis M, Elmasry M (2005) Design and optimization of MOS current mode logic for parameter variations. Integr VLSI J 38(3):417–437
2. Gupta K, Pandey N, Gupta M (2013) Analysis and design of MOS current mode logic exclusive-OR gate using triple-tail cells. Microelectron J 44(6):561–567
3. Sharroush SM (2016) Performance optimization of MOS current-mode logic. In: International conference on electrical, electronics, and optimization techniques (ICEEOT). IEEE, Mar 2016, pp 2915–2920
4. Ghaznavi-Ghoushchi MB, Ejtahed SAH (2017) MTCML: analysis, design and optimization of an alternative shallow-depth multiple-tail current mode logic. Microelectron J 67:57–70
5. Badel S, Leblebici Y (2007) Tri-state buffer/bus driver circuits in MOS current-mode logic. In: Research in microelectronics and electronics conference, 2007. PRIME 2007, Ph.D. IEEE, July 2007, pp 237–240