Design and Implementation of Full Adder Circuit Based on Memristor

Author:

Tang Ning,Wang Lei,Xia Tian,Wu Weidong

Abstract

AbstractIn order to break through the traditional von Neumann architecture of computing and memory cell separation and speed up the computing speed, it is necessary to realize in memory computing, and memristor is an excellent carrier to realize in memory computing. Then, the development, principle, characteristics and application prospect of memristor are briefly introduced, and the characteristic curve of memristor is obtained by simulating the model of memristor. The principle and characteristics of memristor are explained more intuitively. Then, based on the memory resistor, the simple logic circuit design principle is described. The logic structure can be realized by using the memory resistor as the calculation element and adding a CMOS inverter, so as to realize the simple logic circuit. The paper designs the simple logic circuit including gate, gate, or gate by spice software, and simulates the circuit of gate, gate, gate, or gate. Then, based on the above logic gate, the circuit design of adder is carried out, the circuit diagram and design scheme are given, and the simple description and SPICE simulation are given. The design scheme is reviewed and summarized, its advantages and disadvantages are analyzed, and the optimization and improvement scheme is proposed.

Publisher

Springer Nature Singapore

Reference12 articles.

1. Kvatinsky, S., Wald, N., Satat, G., Kolodny, A., Weiser, U.C., Friedman, E.G.: MRL — Memristor Ratioed Logic. In: 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications, pp. 1–6 (2012)

2. Yadav, A.K., Shrivatava, B.P., Dadoriya, A.K.: Low power high speed 1-bit full adder circuit design at 45nm CMOS technology. Int. Conf. Recent Innov. Signal Proc. Emb. Sys. (RISE) 2017, 427–432 (2017)

3. Xu, X., Cui, X., Luo, M., Lin, Q., Luo, Y., Zhou, Y.: Design of hybrid memristor-MOS XOR and XNOR logic gates. Inter. Conf. Elec. Devi. Sol.-Sta. Circ. (EDSSC) 2017, 1–2 (2017)

4. Liu, B., Wang, Y., You, Z., Han, Y., Li, X.: A signal degradation reduction method for memristor ratioed logic (MRL) gates. IEICE Electron. Express, p. 12 (2015)

5. Cho, K., Lee, S.-J., Eshraghian, K.: Memristor-CMOS logic and digital computational components. Microelec. J. 214–220 (2015)

Cited by 2 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Memristor: An Innovative Approach towards Modern Electronics and its SPICE Model for Nonlinear Dopant Drift;2024-05-10

2. Automated Formal Verification Methodology for Digital Circuits;2023 14th International Conference on Information & Communication Technology and System (ICTS);2023-10-04

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3