1. Kvatinsky, S., Wald, N., Satat, G., Kolodny, A., Weiser, U.C., Friedman, E.G.: MRL — Memristor Ratioed Logic. In: 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications, pp. 1–6 (2012)
2. Yadav, A.K., Shrivatava, B.P., Dadoriya, A.K.: Low power high speed 1-bit full adder circuit design at 45nm CMOS technology. Int. Conf. Recent Innov. Signal Proc. Emb. Sys. (RISE) 2017, 427–432 (2017)
3. Xu, X., Cui, X., Luo, M., Lin, Q., Luo, Y., Zhou, Y.: Design of hybrid memristor-MOS XOR and XNOR logic gates. Inter. Conf. Elec. Devi. Sol.-Sta. Circ. (EDSSC) 2017, 1–2 (2017)
4. Liu, B., Wang, Y., You, Z., Han, Y., Li, X.: A signal degradation reduction method for memristor ratioed logic (MRL) gates. IEICE Electron. Express, p. 12 (2015)
5. Cho, K., Lee, S.-J., Eshraghian, K.: Memristor-CMOS logic and digital computational components. Microelec. J. 214–220 (2015)