1. Ravinder P, Uma Rani. Design and implementation of built-in-self test and repair Int J Eng Res Appl (IJERA) 1(3):778–785
2. Kang W, Lee C, Lim H, Kang S (2016) Optimized built-in self-repair for multiple memories. In: IEEE Trans Very Large Scale Integr (VLSI) Syst 24(6)
3. Bui TQ, Pham LD, Nguyen HM, Nguyen VT, Le TC, Hoang T (2016) An effective architecture of memory built-in self-test for wide range of SRAM, In: International conference on advanced computing and applications 2016
4. Dr. Bhakthavatchalu R, Dr. Nirmala Devi M, Krishnan S (2014) Reconfigurable logic built in self-test technique for SoC applications. In: International conference on communication and computing, ICC 2014, vol 3. Elsevier, Bangalore, India, pp 16–23 (2014)
5. Devika KN, Bhakthavatchalu R (2017) Design of efficient programmable test- per-scan logic BIST modules. In: 2017 International conference on microelectronic devices, circuits and systems (ICMDCS), Vellore, pp 1–6