Author:
Bhajantri Abhishek,Budihal Suneeta,Siddamal Saroja V.
Publisher
Springer Nature Singapore
Reference9 articles.
1. Yeap GK (2012) Practical low power digital VLSI design. Springer Science & Business Media
2. Sharma DK (2012) Effects of different clock gating techniques on design. Int J Sci Eng Res 3(5)
3. Schoenmakers PJ, Theeuwen JFM (1998) Clock gating on RT-level VHDL. In: Proceedings of the international workshop on logic synthesis, pp 7–10
4. Srinivasan N, Prakash NS, Shalakha D, Sivaranjani D, Sundari BBT (2015) Power reduction by clock gating technique. Procedia Technol 21:631–635
5. Dev MP, Baghel D, Pandey B, Pattanaik M, Shukla A (2013) Clock gated low power sequential circuit design. In: 2013 IEEE conference on information and communication technologies. IEEE, pp 440–444