1. Kurita, Y., K. Soejima, K. Kikuchi, M. Takahashi, M. Tago, M. Koike, et al. 2006. A Novel “SMAFTI” Package for Inter-Chip Wide-Band Data Transfer. In IEEE/ECTC Proceedings, 2006, 289–297.
2. Kawano, M., S. Uchiyama, Y. Egawa, N. Takahashi, Y. Kurita, K. Soejima, et al. 2006. A 3D Packaging Technology for 4 Gbit Stacked DRAM with 3 Gbps Data Transfer. In IEEE/IEMT Proceedings, 2006, 581–584.
3. Kurita, Y., S. Matsui, N. Takahashi, K. Soejima, M. Komuro, M. Itou, et al. 2007. A 3D Stacked Memory Integrated on a Logic Device Using SMAFTI Technology. In IEEE/ECTC Proceedings, 2007, 821–829.
4. Kawano, M., N. Takahashi, Y. Kurita, K. Soejima, M. Komuro, and S. Matsui. 2008. A 3-D Packaging Technology for Stacked DRAM with 3 Gb/s Data Transfer. IEEE Transactions on Electron Devices 55 (7): 1614–1620.
5. Motohashi, N., Y. Kurita, K. Soejima, Y. Tsuchiya, and M. Kawano. 2009. SMAFTI Package with Planarized Multilayer Interconnects. In IEEE/ECTC Proceedings, 2009, 599–606.