Author:
Ykuntam Yamini Devi,Penumutchi Bujjibabu,Gubbala Srilakshmi
Publisher
Springer Nature Singapore
Reference16 articles.
1. Rabaey JM (2001) Digital integrated circuits—a design perspective. Prentice-Hall, Upper Saddle River, NJ
2. SaiKumar M, Samundiswary DP (2013) Design and performance analysis of various adders using verilog. Int J Comput Sci Mob Comput 2(9):128–138
3. Jayanthi AN, Ravichandran CS (2013) Comparison of performance of high speed VLSI adders. In: 2013 international conference on current trends in engineering and technology (ICCTET). IEEE, pp 99–104
4. Ramkumar B, Kittur HM, Kannan PM (2010) ASIC implementation of modified faster carry save adder. Eur J Sci Res 42(1):53–58
5. Kavya KVSSSS, Penumutchi B, Nandan D (2021) Analysis on high-performance full adders. In: Next Generation Information Processing System. Springer, Singapore, pp 122–131
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. FPGA Implementation of Correlator for Direct Sequence Spread Spectrum (DSSS) Systems;2024 International Conference on Integrated Circuits and Communication Systems (ICICACS);2024-02-23
2. Full Swing Logic Based Full Adder for Low Power Applications;Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering;2024
3. An Improved Method for Performing the Arithmetic Operations of Modulo Addition of the Remainders of Numbers;2023 13th International Conference on Dependable Systems, Services and Technologies (DESSERT);2023-10-13
4. Novel architecture of FFT implementation for 5G module using machine learning algorithms;International Journal of System Assurance Engineering and Management;2023-08-21