Novel architecture of FFT implementation for 5G module using machine learning algorithms-Reference-Cited by-同舟云学术

Novel architecture of FFT implementation for 5G module using machine learning algorithms

Published:2023-08-21 Issue:6 Volume:14 Page:2387-2394
ISSN:0975-6809
Container-title:International Journal of System Assurance Engineering and Management
language:en
Short-container-title:Int J Syst Assur Eng Manag

Author:

Malladhi Nagarjuna,Reddy K. Narsimha^ORCID,Vallabhuni Rajeev Ratna

Publisher

Springer Science and Business Media LLC

Subject

Strategy and Management,Safety, Risk, Reliability and Quality

Link

https://link.springer.com/content/pdf/10.1007/s13198-023-02087-9.pdf

Reference12 articles.

1. Dhillon HS, Mitra A (2008) A reduced-bit multiplication algorithm for digital arithmetic. Int J Electron Commun Eng 2(7):1442–1447

2. Hasan M, Chowdhury S, Faruqe O, Chakraborty A, Zaman HU, Islam S (2023) Wide word-length carry-select adder design using ripple carry and carry look-ahead method based hybrid 4-bit carry generator. Eng Rep. https://doi.org/10.1002/eng2.12721

3. Himanshu T, Srinivas MB (2005) VLSI implementation of RSA encryption system using ancient Indian vedic mathematics. VLSI Circuits Syst II 5837:888–892

4. Kerur SS, Prakash Narchi JCN, Kittur HM, Girish VA (2011) Implementation of vedic multiplier for digital signal processing, In: International conference on VLSI, Communication and instrumentation (ICVCI), pp 1–6

5. Matrassulova DK, Vitulyova YS, Konshin SV, Suleimenov IE (2023) Algebraic fields and rings as a digital signal processing tool. Indones J Electr Eng Comput Sci 29(1):206–216

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design and analysis of a novel compact quaternary adder;International Journal of System Assurance Engineering and Management;2024-04-12