1. Dhillon HS, Mitra A (2008) A reduced-bit multiplication algorithm for digital arithmetic. Int J Electron Commun Eng 2(7):1442–1447
2. Hasan M, Chowdhury S, Faruqe O, Chakraborty A, Zaman HU, Islam S (2023) Wide word-length carry-select adder design using ripple carry and carry look-ahead method based hybrid 4-bit carry generator. Eng Rep. https://doi.org/10.1002/eng2.12721
3. Himanshu T, Srinivas MB (2005) VLSI implementation of RSA encryption system using ancient Indian vedic mathematics. VLSI Circuits Syst II 5837:888–892
4. Kerur SS, Prakash Narchi JCN, Kittur HM, Girish VA (2011) Implementation of vedic multiplier for digital signal processing, In: International conference on VLSI, Communication and instrumentation (ICVCI), pp 1–6
5. Matrassulova DK, Vitulyova YS, Konshin SV, Suleimenov IE (2023) Algebraic fields and rings as a digital signal processing tool. Indones J Electr Eng Comput Sci 29(1):206–216