1. Agrawal, P., Raghuvanshi, D., Gupta, M.: A low-power high-speed 16t 1-bit hybrid full adder. In: 2017 International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE), pp. 348–352. IEEE (2017)
2. Aranda, M.L., Báez, R., Diaz, O.G.: Hybrid adders for high-speed arithmetic circuits: a comparison. In: 2010 7th International Conference on Electrical Engineering Computing Science and Automatic Control, pp. 546–549. IEEE (2010)
3. Bhattacharyya, P., Kundu, B., Ghosh, S., Kumar, V., Dandapat, A.: Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(10), 2001–2008 (2014)
4. Goel, S., Gollamudi, S., Kumar, A., Bayoumi, M.: On the design of low-energy hybrid cmos 1-bit full adder cells. In: The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS’04., vol. 2, pp. II–II. IEEE (2004)
5. Hernandez, M.A., Aranda, M.L.: A low-power bootstrapped cmos full adder. In: 2005 2nd International Conference on Electrical and Electronics Engineering, pp. 243–246. IEEE (2005)