Author:
Yadav Rajesh,Reetu ,Yadav Rekha
Reference16 articles.
1. J.W. Chun, C.Y. Roger Chen, A novel leakage power reduction technique for CMOS circuit design, in 2010 International SoC Design Conference (2010), pp. 119–122
2. M. Geetha Priya, K. Baskaran, D. Krishnaveni, Leakage power reduction technique in deep submicron technologies for VLSI applications, in International Conference on Communication Technology and System Design, vol. 30 (2012), pp. 1163–1170
3. N.B. Romli, K.N. Minhad, M.B.I. Reaz, M.D.S. Amin, An overview of power dissipation and control techniques in CMOS technology. J. Eng. Sci. Technol. 10(3), 364–382 (2015)
4. S. Panwar, M. Piske, A. Vivek Madgula, Performance analysis of modified drain gating techniques for low power and high speed arithmetic circuits. Hindawi (VLSI Design) 380362 (2014)
5. Reetu, R. Yadav, Dynamic power reduction of VLSI circuits: a review. Int. J. Adv. Res. Electron. Commun. Eng. 7(3), 245–259 (2018)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献