Author:
Bag Urmila,Bhowmick Brinda
Reference34 articles.
1. Goswami R, Bhowmick B, Baishya S (2016) Physics-based surface potential, electric field and drain current model of a δp+ Si1-x Gex gate–drain underlap nanoscale n-TFET. Int J Electron 103(9):1566–1579
2. Mookerjea S, Datta S (2008) Comparative Study of Si, Ge and InAs based Steep SubThreshold slope tunnel transistors for 0.25V supply voltage logic applications. In: Device research conference, Santa Barbara, CA, pp 47–48
3. Hobbs CC, Fonseca LRC et al (2004) Fermi-level pinning at the polysilicon/metal oxide interface: Part I. IEEE Transac Electron Devices 51(6):971–977
4. Gusev EP, Narayanan V, Frank MM (2006) Advanced high-k dielectric stacks with poly-Si and metal gates: recent progress and current challenges. IBM J Res Develop 50(4/5):387–410
5. Datta S et al (2003) High mobility Si/SiGe strained channel MOS transistors with HfO2//TiN gate stack. In: IEEE international electron devices meeting, Washington, DC, USA, pp 28.1.1–28.1.4
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献