1. R. Balasubramonian, N.P. Jouppi, N. Muralimanohar, Multi-Core Cache Hierarchies (Morgan and Claypool Publishers, 2011)
2. G.H. Loh, 3D-stacked memory architectures for multi-core processors. ACM SIGARCH Computer Architecture News 36, 453–464 (2008)
3. J. Huh, C. Kim, H. Shafi, L. Zhang, D. Burger, S.W. Keckler, A NUCA substrate for flexible CMP cache sharing, in Proceedings of the 19th Annual International Conference on Supercomputing (ICS) (2005), pp. 31–40
4. U. Nawathe, M. Hassan, L. Warriner, K. Yen, B. Upputuri, D. Greenhill, A. Kumar, H. Park, An 8-Core 64-thread 64B power-efficient SPARC SoC, in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC) (2007), pp. 108–590
5. AMD Athlon 64 X2 Dual-Core Processor for Desktop. (Online). Available:
http://www.amd.com/us-en/Processors/ProductInformation/0,,30118948513041,00.html