Author:
Krishna Aki Vamsi,Deepthi S.,Nirmala Devi M.
Reference12 articles.
1. Vamsi ASK, Ramesh SR (2019) An efficient design of 16 bit MAC unit using vedic mathematics. In: International conference on communication and signal processing, pp 0319–0322
2. Jithin S, Prabhu E (2015) Parallel multiplier—accumulator unit based on vedic mathematics. ARPN J Eng Appl Sci 10(8):3608–3613
3. Gadakh SN, Khade A (2016) Design and optimization of 16 × 16 bit multiplier using vedic mathematics. In: International conference on automatic control and dynamic optimization techniques (ICACDOT), pp 460–464
4. Bathija RK, Meena RS, Sarkar S, Sahu R (2012) Low power high speed 16 × 16 bit multiplier using vedic mathematics. Int J Comput Appl 59(6):41–44
5. Ranganath L, Jay Kumar D, Siva Nagendra Reddy P (2016) Design of MAC unit in artificial neural network architecture using verilog HDL. In: International conference on signal processing, communication, power and embedded system (SCOPES), pp 607–612
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献