FPGA Implementation of 16-Bit Wallace Multiplier Using HCA-Reference-Cited by-同舟云学术

登录注册会员服务联系我们

FPGA Implementation of 16-Bit Wallace Multiplier Using HCA

Published:2022 Issue: Volume: Page:419-427
ISSN:1876-1100
Container-title:Lecture Notes in Electrical Engineering
language:
Short-container-title:

Author:

Ram G. Challa,Subbarao M. Venkata,Kumar D. Girish,Terlapu Sudheer Kumar

Publisher

Springer Nature Singapore

Link

https://link.springer.com/content/pdf/10.1007/978-981-16-8550-7_40

Reference12 articles.

1. Rao EJ, Ramanjaneyulu T, Kumar KJ (2018) Advanced multiplier design and implementation using Hancarlson adder. IEEE. 978-1-5386-6477-3

2. Raju A, Sa SK (2017) Design and performance analysis of multipliers using Kogge stone adder. In: International conference on applied and theoretical computing and communication technology. 978-1-5386-1144-9- 2017 IEEE

3. Ram GC, Rani DS, Balasaikesava B, Sindhuri KB (2016) Design of delay efficient modified 16 bit Wallace multiplier. In: IEEE international conference on recent trends in electronics information communication technology, May 20–21, 2016, India 978-1-5090-0774-5/16© 2016 IEEE

4. devi Ykuntam Y, Pavani K, Saladi K (2020) Design and analysis of high speed Wallace multiplier using parallel prefix adder for VLSI circuit design. 11th ICCCNT

5. Ram GC, Rani DS, Lakshmanna YR, Sindhuri KB (2016) Area efficient modified vedic multiplier. International conference on circuit power and computing technologies. 978-1-5090-1276-3/16 ©2016 IEEE

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. LUT-Based Area-Optimized Accurate Multiplier Design for Signal Processing Applications;Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering;2024

2. Area Optimised Efficient Multiplication Using Modified Round Square Approximation;2023 IEEE International Conference on Integrated Circuits and Communication Systems (ICICACS);2023-02-24

3. Delay Enhancement of Wallace Tree Multiplier with Binary to Excess-1 Converter;2023 5th International Conference on Smart Systems and Inventive Technology (ICSSIT);2023-01-23

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线，采集、加工和组织学术论文而形成的新型学术文献查询和分析系统，可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容，当前同舟云学术共收录了国内外主流学术期刊6万余种，收集的期刊论文及会议论文总量共计约1.5亿篇，并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询！咨询电话：010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号京ICP备18003416号-3