Publisher
Springer Science and Business Media LLC
Reference28 articles.
1. Amarú L, Gaillardon PE, De Micheli G (2015) The EPFL combinational benchmark suite. In: Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS) (No. CONF)
2. Balaji GN, Pandian SC (2019) Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates. Clust Comput. https://doi.org/10.1007/s10586-018-2552-x
3. Brglez F, Bryan D, Kozminski K (1989) Notes on the ISCAS'89 benchmark circuits. North-Carolina State University
4. Chen T, Zheng L, Wang W, Ren F, Zhang X, Chang H (2014) A low power BIST scheme based on block encoding. In: Fifth International Conference on Computing, Communications and Networking Technologies (ICCCNT), 1–7. https://doi.org/10.1109/ICCCNT.2014.6963020
5. Chung EY, Benini L, Bogliolo A, Lu YH, De Micheli G (2002) Dynamic power management for nonstationary service requests. IEEE Trans Comput 51(11):1345–1361. https://doi.org/10.1109/TC.2002.1047758
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献