1. Brebner, “Relating Routing Graphs and Two-dimensional Grids”, Proc. VLSI Algorithms and Architectures, North Holland Publ., 1984, pp.221–231.
2. Brebner and Gray, “Use of reconfigurability in variable-length code detection at video rates”, Proc. 5th International Workshop on Field-Programmable Logic and Applications, Springer LNCS 975, 1995, pp.429–438.
3. Brebner, “A Virtual Hardware Operating System for the Xilinx XC6200”, Proc. 6th International Workshop on Field-Programmable Logic and Applications, Springer LNCS 1142, 1996, pp.327–336.
4. Brebner, “The Swappable Logic Unit: a Paradigm for Virtual Hardware”, Proc. 5th Annual IEEE Symposium on Custom Computing Machines, IEEE Computer Society Press 1997, pp.77–86.
5. Burns, Donlin, Hogg, Singh and de Wit, “A Dynamic Reconfiguration Run Time System”, Proc. 5th Annual IEEE Symposium on Custom Computing Machines, IPSEE Computer Society Press 1997, pp.66–75.