1. J. Backus, ?Can programming be liberated from the Von Neumann Style? Afunctional style and its Algebra of Programs?,CACM, 21 (8), 1978.
2. J.R. Burch, E.M. Clarke, K.L. McMillan, and D.L. Dill, ?Sequential circuit verification using symbolic model checking,?Proc. 27th DAC, 1990.
3. A.Bartsch, H. Eveking, H.J. Faerber, M. Kelelatchew, J. Pinder, and U. Schellin, ?LOVERT?ALogic Verifier of Register-Transfer Descriptions,? inFormal VLSI Correctness Verifications, L. Claesen Ed., North Holland 1990, ISBN 0444 88689 3.
4. S. Bose and A.L. Fisher, ?Automatic Verification of Synchronous Circuits Using Symbolic Logic Simulation and Temporal Logic,?,Proc. of the IFIP International Workshop?Applied Formal Methods for Correct VLSI Design, Leuven, Belgium, (North Holland) Nov.89
5. M. Belhadj, R. McConnel, and P. Le Guernic, ?A Framework for Macro-and Micro-time to model VHDL attributes?,Proc. EuroDAC'93 with EuroVHDL'93, Hamburg, IEEE Computer Society Press, September 1993.