1. Chan, K. L., Zhu, J., & Galton, I. (2008). Dynamic element matching to prevent nonlinear distortion from pulse-shape mismatches in high-resolution DACs. IEEE Journal of Solid-State Circuits, 43(9), 2067–2078.
2. Lin, W.-T., & Kuo, T.-H. (2013). A 12 b 1.6 GS/s 40 mW DAC in 40 nm CMOS with > 70 dB SFDR over entire Nyquist bandwidth. In IEEE international solid-state circuits conference digest of technical papers (ISSCC) (pp. 474–475).
3. Li, X., Wei, Q., Xu, Z., Liu, J., Wang, H., & Yang, H. (2014). A 14 bit 500 MS/s CMOS DAC using complementary switched current sources and time-relaxed interleaving DRRZ. IEEE Transactions on Circuits Systems I: Regular Papers, 61(8), 2337–2347.
4. Liu, J., Li, X., Wei, Q., & Yang, H. (2015). A 14-bit 1.0-GS/s dynamic element matching DAC with > 80 dB SFDR up to the Nyquist. In IEEE international symposium on circuits and systems (ISCAS) (pp. 1026–1029).
5. Van de Sande, F., et al. (2012). A 7.2 GSa/s, 14 bit or 12 GSa/s, 12 bit signal generator on a chip in a 165 GHz fT BiCMOS process. IEEE Journal of Solid- State Circuits, 47(4), 1003–1012.