A 7.2 GSa/s, 14 Bit or 12 GSa/s, 12 Bit Signal Generator on a Chip in a 165 GHz ${\rm f}_{\rm T}$ BiCMOS Process-Reference-Cited by-同舟云学术

A 7.2 GSa/s, 14 Bit or 12 GSa/s, 12 Bit Signal Generator on a Chip in a 165 GHz ${\rm f}_{\rm T}$ BiCMOS Process

Published:2012-04 Issue:4 Volume:47 Page:1003-1012
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Van de Sande Frank,Lugil Nico,Demarsin Filip,Hendrix Zeger,Andries Alvin,Brandt Peter,Anklam William,Patterson Jeffery S.,Miller Brian,Rytting Michael,Whaley Mike,Jewett Bob,Liu Jacky,Wegman Jake,Poulton Ken

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx5/4/6173080/06162968.pdf?arnumber=6162968

Cited by 22 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 12-Bit 1.2-GS/s Current-Steering DAC in 45-NM CMOS Technology;Journal of Circuits, Systems and Computers;2024-04-13

2. A 6.0-GS/s Time-Interleaved DAC Using an Asymmetric Current-Tree Summation Network and Differential Clock Timing Calibration;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2023-02

3. A 12-b 16-GS/s RF-Sampling Capacitive DAC for Multi-Band Soft Radio Base-Station Applications With On-Chip Transmission-Line Matching Network in 16-nm FinFET;IEEE Journal of Solid-State Circuits;2021-12

4. Hardware Implementation and RF High-Fidelity Modeling and Simulation of Compressive Sensing Based 2D Angle-of-Arrival Measurement System for 2–18 GHz Radar Electronic Support Measures;Sensors;2021-10-14

5. A 10-GS/s NRZ/Mixing DAC With Switching-Glitch Compensation Achieving SFDR >64/50 dBc Over the First/Second Nyquist Zone;IEEE Journal of Solid-State Circuits;2021-10