1. Hwang, I. C., & Baek, D. (2010). A 0.93-mA spur-enhanced frequency synthesizer for L1/L5 dual-band GPS/Galileo RF receiver. The IEEE Microwave and Wireless Components Letters,20(6), 355–357.
2. Akram, M. A., & Hwang, I. C. (2017). Fully digital fast transient phase-locked digital LDO-embedded-MDLL for DVFS applications. Analog Integrated Circuits and Signal Processing,93(1), 123–136.
3. Kim, K. W., Akram, M. A., & Hwang, I. C. (2015). A stability-secured loop bandwidth controllable frequency synthesizer for multi-band mobile DTV tuners. IEIE Transactions on Smart Processing and Computing,4(3), 141–144.
4. Coombs, D., Elkholy, A., Nandwana, R. K., Elmallah, A. & Hanumolu P. K. (2018). A 2.5-to-5.75 GHz 5mW 0.psrms-Jitter cascaded ring-based digital injection-locked clock multiplier in 65 nm CMOS. In Proceedings of the IEEE International Solid-State Circuits Conference (pp. 152–153).
5. Gao, X., Tee, L., Wu, W., Lee, K. S., Paramanandam, A. A., Jha, A. et al. (2015). A 28 nm CMOS digital fractional-N PLL with −245.5 dB FOM and a frequency tripler for 802.11abgn/ac radio. In Proceedings of the IEEE International Solid-State Circuits Conference (pp. 166–168).