Funder
Ministry of Education
National Research Foundation of Korea
Kangwon National University
Siemens EDA
Reference18 articles.
1. A 79pJ/b 80Mb/s full-duplex transceiver and a 42.5μW 100kb/s super-regenerative transceiver for body channel communication;Cho,2015
2. 8.6 A 2.5-to-5.75 GHz 5mw 0.3 ps rms-jitter cascaded ring-based digital injection-locked clock multiplier in 65nm CMOS;Coombs,2017
3. A 0.93-ma spur-enhanced frequency synthesizer for L1/L5 dual-band GPS/Galileo RF receiver;Hwang;IEEE Microw. Wirel. Compon. Lett.,2010
4. A stability-secured loop bandwidth controllable frequency synthesizer for multi-band mobile DTV tuners;Kim;IEIE Trans. Smart Process. Comput.,2015
5. Design methodology for phase-locked loops using binary (bang-bang) phase detectors;Xu;IEEE Trans. Circuits Syst. I. Regul. Pap.,2017