Funder
ministry of electronics and information technology
Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference19 articles.
1. Henzler, S., & Koeppe, S. (2008). Design and application of power optimized high-speed CMOS frequency dividers. IEEE Transactions on Very Large Scale Integration VLSI Systems, 16(11), 1513–1520.
2. Deng, Z., & Niknejad, A. M. (2010). The speed–power trade-off in the design of cmos true-single-phase-clock dividers. IEEE Journal of Solid-State Circuits, 45(11), 2457–2465.
3. Yu, X. P., et al. (2010). 0.8 mW 1.1–5.6 GHz dual-modulus prescaler based on multi-phase quasi-differential locking divider. Electronics Letters, 46(24), 1595–1597.
4. Jianhui, W., et al. (2013). A low-power high-speed true single phase clock divide-by-2/3 prescaler. IEICE Electronics Express, 10(2), 20120913.
5. Ramakrishnan, S., & Lau, K. T. (2008). Improved dynamic current mode logic for low power applications. Journal of Circuits, Systems, and Computers, 17(02), 183–190.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献