Publisher
Springer Science and Business Media LLC
Subject
Surfaces, Coatings and Films,Hardware and Architecture,Signal Processing
Reference22 articles.
1. European Telecommunications Standards Institute (ETSI). (2005). Digital cellular telecommunications system (Phase 2+); Radio Transmission and Reception (3GPP TS 05.05 version 8.20.0 Release 1999).
2. Emira, A. A., Valdes-Garcia, A., Xia, Bo, et al. (2006). Chameleon: A dual-mode 802.11b/bluetooth receiver system design. IEEE Transactions on Circuits and Systems I: Regular Papers, 53, 992–1003.
3. Gardner, F. M. (2005). Phaselock techniques (3rd ed.). Hoboken, NJ: Wiley.
4. Pamarti, S., Jansson, L., & Galton, I. (2004). A wideband 2.4-GHz delta-sigma fractional-N PLL with 1-Mb/s in-loop modulation. IEEE Journal of Solid-State Circuits, 39, 49–62.
5. Lee, J.-S., Keel, M.-S., Lim, S.-I., & Kim, S. (2000). Charge pump with perfect current matching characteristics in phase-locked loops. Electronics Letters, 36, 1907.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Nonlinearity-Induced Spurs in Fractional-NFrequency Synthesizers;IEEE Transactions on Circuits and Systems II: Express Briefs;2022-06
2. Recent Advances in Fractional-N Frequency Synthesis;Analog Circuits for Machine Learning, Current/Voltage/Temperature Sensors, and High-speed Communication;2021-12-13
3. Design of 50 MHz PLL using indigenous SCL 180 nm CMOS Technology;2021 IEEE International Symposium on Smart Electronic Systems (iSES);2021-12
4. Spur Reduction Circuit for Fractional-N PLLs;Circuits, Systems, and Signal Processing;2021-11-22
5. 5‐GHz integer‐
N
PLL with spur reduction sampler;Electronics Letters;2019-11