1. Cheng, S.-J., Qiu, L., Zheng, Y., & Heng, C.-H. (2010). 50–250 MHz ΔΣ DLL for clock synchronization. IEEE Journal of Solid-State Circuits, 45(11), 2445–2456.
2. Chi, H.-J., Choi, Y.-H., Lee, S.-M., Sim, J.-Y., Park, H.-J., & Lim, J.-J., et al. (2011). A 2-Gb/s intrapanel interface for TFT-LCD with a VSYNC-embedded subpixel clock and a cascaded deskew and multiphase DLL. IEEE Transactions on Circuits and Systems II: Express Briefs, 58(10), 687–691.
3. Gholami, M., Ardeshir, Gh, & Ghonoodi, H. (2011). A novel architecture for low voltage-low power DLL-based frequency multipliers. IEICE Electronics Express, 8(11), 859–865.
4. Gholami, M., Sharifkhani, M., & Hashemi, M. (2011). Low voltage and low power DLL-based frequency synthesizer for covering VHF frequency band. In: Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 2011 6th International Conference on (pp. 1–4, 6–8).
5. Coban, A., Koroglu, M. H., & Ahmed, K. A. (2005). A 2.5–3.125 GB/s quad transceiver with second order analog DLL-based CDRs. IEEE Journal of Solid-State Circuits, 40(9), 1940–1947.