1. Sung, B-R-S., Jo, D-S., Jang, I-H. et al. (2015). A 21 fJ/conversion-step 9 ENOB 1.6 GS/s 2x time-interleaved FATI SAR ADC with background offset and timing-skew calibration in a 45 nm CMOS. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (pp. 464–465), Feburary, 2015.
2. Hong, H-K., Kang, H-W., & Jo, D-S. et al. (2015). 26.7 A 2.6 b/cycle-architecture-based 10 b 1.7 GS/s 15.4 mW 4x-time-interleaved SAR ADC with a multistep hardware-retirement technique. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (pp. 1–3), Feburary 22–26, 2015.
3. Kramer, M., Janssen, E., Doris, K., & Murmann, B. (2015). 15.7 14 b 35 MS/S SAR ADC achieving 75 dB SNDR and 99 dB SFDR with loop-embedded input buffer in 40nm CMOS. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (pp. 1–3), Feburary 22–26, 2015.
4. Doris, K., Janssen, E., Nani, C., Zanikopoulos, A., et al. (2011). A 480 mW 2.6 GS/s 10b time-interleaved ADC with 48.5 dB SNDR up to nyquist in 65 nm CMOS. In IEEE J. of Solid-State Circuits (JSSC), vol. 46, no. 12, pp. 2821, 2833, Dec. 2011.
5. Janssen, E., Doris, K., Zanikopoulos, A. et al. (2013). An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS. In IEEE International in Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (pp. 464–465), Feburary 17–21, 2013.