1. Choi, J., Park, J., Kim, W., Lim, K., & Laskar, J. (2009). High multiplication factor capacitor multiplier for an on-chip PLL loop filter. Electronics Letters, 45(5), 239–240.
2. Boonchu, B., & Surakampontorn, W. (2006). CMOS voltage-mode analog multiplier: IEEE international symposium on circuits and systems (pp. 21–24), May, 2006.
3. Prommee, P., Somdunyakanok, M., Angkaew, K., Jodtang, A., & Dejhan, K. (2005). Single low-supply and low-distortion CMOS analog multiplier: IEEE international symposium on communications and information technology (Vol. 1, pp. 251–254), Oct, 2005.
4. Abbott, J., Plett, C., & Rogers, J. W. M. (2005). A 1.2 V CMOS multiplier for 10 Gbit/s equalization: Proceedings of the 31st European solid-state circuits conference (pp. 379–382), Sep, 2005.
5. Boonchu, B., & Surakampontorn, W. (2005). A new NMOS four-quadrant analog multiplier: IEEE international symposium on circuits and systems (Vol. 2, pp. 1004–1007), May, 2005.