1. Giannini, V., Nuzzo, P., Chironi, V., Baschirotto, A., Van der Plas, G., & Craninckx, J. (2008). An 820 μW 9b 40 MS/s noise-tolerant dynamic-SAR ADC in 90 nm digital CMOS. In IEEE International Solid-State Circuits Conference (ISSCC). Digest of Technical Papers (pp. 238-239).
2. Ginsburg, B. P., & Chandrakasan, A. P. (2008). Highly interleaved 5b 250 MS/s ADC with redundant channels in 65 nm CMOS. In IEEE International Solid-State Circuits Conference (ISSCC). Digest of Technical Papers (pp. 240–241).
3. Van Elzakker, M., Van Tuijl, E., Geraedts, P., Schinkel, D,. Klumperink, E., & Nauta, B. (2008). A 1.9 μW 4.4fJ/conversion-step 10b 1 MS/s charge-redistribution ADC. In IEEE International Solid-State Circuits Conference (ISSCC). Digest of Technical Papers (pp. 244–245).
4. Agnes, A., Bonizzoni, E., Malcovati, P., & Maloberti, F. (2008). A 9.4-ENOB 1 V 3.8 μW 100kS/s SAR ADC with time-domain comparator. In IEEE International Solid-State Circuits Conference (ISSCC). Digest of Technical Papers (pp. 246–247).
5. Zhu, Zh., Xiao, Y., Xu, L., Ding, H., & Yang, Y. (2013). An 8/10 bit 200/100 MS/s configurable asynchronous SAR ADC. In Analog Integrated Circuits Signal Processing (Vol. 77, pp. 249–255).