1. Tanaka H, Kido M, Yahashi K, et al. Bit cost scalable technology with punch and plug process for ultra high density flash memory. In: Proceedings of Symposium on VLSI Technology, Kyoto, 2007. 14–15
2. Katsumata R, Kito M, Fukuzumi Y, et al. Pipe-shaped BICS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices. In: Proceedings of Symposium on VLSI Technology, Honolulu, 2009. 136–137
3. Jang J, Kim H S, Cho W, et al. Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory. In: Proceedings of Symposium on VLSI Technology, Honolulu, 2009. 192–193
4. Qiao F Y, Pan L Y, Yu X, et al. Total ionizing radiation effects of 2-T SONOS for 130 nm/4 Mb NOR flash memory technology. Sci China Inf Sci, 2014, 57: 062402
5. Li G, Cheng M S, Li X K. Slicing-response model for ablation mass removal of polyformaldehyde irradiated by pulsed CO2 laser in vacuum. Sci China Technol Sci, 2015, 58: 158–162