1. M. D. Aagaard and C.-J. H. Seger. The formal verification of a pipelined double-precision IEEE floating-point multiplier. In ICCAD, pages 7–10. IEEE, Nov. 1995.
2. C. Berg, C. Jacobi, and D. Kroening. Formal verification of a basic circuits library. In IASTED International Conference on Applied Informatics. ACTA Press, 2001.
3. Lect Notes Comput Sci;Y.-A. Chen,1998
4. M. Cornea-Hasegan. Proving the IEEE correctness of iterative floating-point square root, divide, and remainder algorithms. Intel Technology Journal, Q2, 1998.
5. Lect Notes Comput Sci;E. M. Clarke,1996