1. Y. Savan a, N. Rumin, J. Hayes, and V. Agarwal, “Soft-Error Filtering: A Solution to the Reliability Problem of Future VLSI Logic Circuits,” Proc. of the IEEE, May 1986, Vol. 74, pp. 669–683.
2. F. Wakerly, Error Detecting Codes, Self-Checking Circuits and Applications, Elsevier-North Holland, New York, 1978.
3. M.H. Woods, “MOS VLSI Reliability and Yield Trends,” Proceedings of the IEEE, Dec. 1986, Vol. 74, No. 12, pp. 1715–1729.
4. W.K.C. Lam and R.K. Brayton, “Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis,” Kluwer Academic Publishers, 1994.
5. P. Franco and E.J. McCluskey, “On-Line Delay Testing of Digital Circuits,” Proc. of the 12th IEEE VLSI Test Symposium, April 1994, pp. 167–173.