Author:
Kandemir Mahmut,Vijaykrishnan Narayanan,Irwin Mary Jane,Kim Hyun Suk
Publisher
Springer Berlin Heidelberg
Reference27 articles.
1. D. Burger, T. Austin, and S. Bennett. Evaluating future microprocessors: the SimpleScalar tool set. Technical Report CS-TR-96-103, Computer Science Dept., University of Wisconsin, Madison, July 1996.
2. F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. DeMan. Global communication and memory optimizing transformations for low power signal processing systems. In Proc. the IEEE Workshop on VLSI Signal Processing, pages 178–187, 1994.
3. R. Y. Chen, R. M. Owens, and M. J. Irwin. Validation of an architectural level power analysis technique. In Proc. the 35th Design Automation Conference (DAC), June 1998.
4. S. Coleman and K. S. McKinley. Tile size selection using cache organization and data layout. In Proc. the SIGPLAN’95 Conference on Programming Language Design and Implementation, La Jolla, CA, June 1995.
5. V. Cuppu, B. Jacob, B. Davis, and T. Mudge. A performance comparison of contemporary DRAM architectures. In Proc.the 26th Int. Symp. Computer Architecture (ISCA), May 1999, pp. 222–233.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献