Author:
Hsu Chung-Hsing,Kremer Ulrich,Hsiao Michael
Publisher
Springer Berlin Heidelberg
Reference36 articles.
1. R. Bahar, G. Albera, and S. Manne. Power and performance tradeoffs using various caching strategies. In International Symposium on Low Power Electronic Design (ISLPED), pages 70–75, August 1998.
2. F. Bassetti. A lower bound for qualtifying overlap effects: An empirical approach. In Submitted to International Performance, Computing, and Communications Conference, 1998.
3. L. Benini and G. Micheli. System-level power optimization: Techniques and tools. ACM Transactions on Design Automation of Electronic Systems, 5:115–192, April 2000.
4. C. Brandolese, W. Fornaciari, F. Salice, and D. Sciuto. An instruction-level functionality-based energy estimation model for 32-bits microprocessors. In 37th IEEE-Design Automation Conference (DAC), pages 346–351, June 2000.
5. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architecturallevel power analysis and optimizations. In 27th International Symposium on Computer Architecture (ISCA), June 2000.
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献