1. Gnani, E., Reggiani, S., Rudan, M., et al.: Design considerations and comparative investigation of ultra- thin SOI, double-gate and cylindrical nanowire FETs. In: Proceedings of ESSDERC, pp. 371–374 (2006)
2. Singh, N., Agarwal, A., Bera, L.K., Liow, T.Y., Yang, R., Rustagi, S.C., Tung, C.H., Kumar, R., Lo, G.Q., Balasubramanian, N., Kwong, D.-L.: High-performance fully depleted silicon nanowire ( $$\text{ Diameter } \le 5 \, \text{ nm }$$ Diameter ≤ 5 nm ) gate-all-around CMOS devices. IEEE Electron Device Lett. 27(5), 383–386 (2006)
3. Colinge, J.P., Gao, M.H., Rodriguez, A.R., Maes, H., Claeys, C.: Silicon-on-insulator: gate-all-around device. In: IEDM Tech.Dig., pp. 595–598 (1990)
4. Monfray, S., Skotniki, T., Morand, Y., Descombes, S., Coronel, P., Mazoyer, P., Harrison, S., Ribot, P., Talbot, A., Dutartre, D., Haond, M., Palla, R., Le Friec, Y., Leverd, F., Nier, M.E., Vizioz, C., Louis, D.: 50 nm- gate all around (GAA)–silicon on nothing (SON)–devices: a simple way to co-integration of GAA transistors with bulk MOSFET process. In: VLSI Symp. Tech. Dig., pp. 108–109 (2002)
5. Leobandung, E., Gu, J., Guo, L., Chou, S.Y.: Wire-channel and wrap- around-gate metal-oxide- semiconductor field-effect transistors with a significant reduction of short channel effects. J. Vac. Sci. Technol. B Microelectron. Process. Phenom. 15(6), 2791–2794 (1997)