1. Choi, C.-H., Nam, K.Y., Yu, Z., Dutton, R.W.: Impact of gate direct tunneling current on circuit performance: a simulation study. IEEE Trans. Electron Devices 48, 2823–2829 (2001)
2. International Technology Roadmap for Semiconductors, http://public.itrs.net/Files/2001ITRS/Home.html
3. Taur, Y.: CMOS design near the limits of scaling. IBM J. Res. Develop. 46(2/3), 213–222 (2002)
4. Sirisantana, N., Wei, L., Roy, K.: High performance low-power CMOS circuits using multiple channel length and multiple oxide thickness. In: Proc. of IEEE ICCD, pp. 227–232 (2000)
5. Hamzaoglu, F., Stan, M.: Circuit-level techniques to control gate leakage for sub 100 nm CMOS. In: Proc. ISLPED, pp. 60–63 (2002)