1. Balasubramonian, R., Albonesi, D., Buyuktosunoglu, A., Dwarkadas, S.: A Dynamically Tunable Memory Hierarchy. IEEE Tran. Computers 52(10), 1243–1257 (2003)
2. Lecture Notes in Computer Science;D. Benitez,2005
3. Burger, D., Austin, T.M.: The SimpleScalar Toolset, Ver. 2.0. Computer Architecture News 25(3), 13–25 (1997)
4. Dhodapkar, A.S., Smith, J.E.: Managing Multi-Configuration Hardware via Dynamic Working Set Analysis. In: Proc. 29th Intl. Symp. Computer Architecture, pp. 233–244. IEEE Computer Society, Los Alamitos (2002)
5. Epalza, M., Ienne, P., Mlynek, D.: Adding limited reconfigurability to superscalar processors. In: Proc. 13th Intl. Conf. on PACT, pp. 53–62 (2004)