1. Akiyoshi, H., Shimizu, H., Matsumoto, T., Kobayashi, K., Sambonsugi, Y.: A 320ps access, 3 GHz cycle, 144 Kb SRAM macro in 90nm CMOS technology using an all-stage reset control signal generator. In: Proc. IEEE Solid-State Circuits Conference, pp. 460–508 (2003)
2. Bahar, R., Albera, G., Manne, S.: Power and performance tradeoffs using various caching strategies. In: Proc. Symp. Low Power Electronics and Design, pp. 64–69. ACM Press, New York (1998)
3. Balasubramonian, R., Albonesi, D.H., Buyuktosunoglu, A., Dwarkadas, S.: A Dynamically Tunable Memory Hierarchy. IEEE Tran. on Computers 52(10), 1243–1257 (2003)
4. Benitez, D.: Performance of Reconfigurable Architectures for Image-Processing Applications. Journal of Systems Architecture 49(4-6), 193–210 (2003)
5. Burger, D., Austin, T.M.: The SimpleScalar Toolset. Ver. 2.0. Computer Architecture News 25(3), 13–25 (1997)