Author:
Bengueddach A.,Senouci B.,Niar S.,Beldjilali B.
Subject
Hardware and Architecture,Software
Reference22 articles.
1. W. Wang, P. Mishra, S. Ranka, Dynamic cache reconfiguration and partitioning for energy optimization in real-time multicore systems DAC 2011, June 5–10, 2011, San Diego, California, USA, 2011.
2. A. Malik, W. Moyer, D. Cermak, A low power unified cache architecture providing power and performance flexibility, in: Proceedings of the International Symposium on Low Power Electronics and Design, ISLPED 2000.
3. A. Gordon-Ross, F. Vahid, N. Dutt, Fast configurable-cache tuning with a unified second-level cache, in: Proceedings of the ISLPED 2005 International Symposium on Low Power Electronics and Design.
4. A one-shot configurable-cache tuner for improved energy and performance;Gordon-Ross;Design, Automation & Test in Europe Conference & Exhibition,2007
5. D.H. Albonesi, Selective cache ways on-demand cache resource allocation, Journal of Instruction Level Parallelism, May 2000.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献