Publisher
Springer Science and Business Media LLC
Subject
Applied Mathematics,Signal Processing
Reference26 articles.
1. E. Antelo, P. Montuschi, A. Nannarelli, Improved 64-bit radix-16 booth multiplier based on partial product array height reduction. IEEE Trans Circuits Syst I Regul Pap 64(2), 409–418 (2017)
2. P. Bhattacharyya, B. Kundu, S. Ghosh, V. Kumar, A. Dandapat, Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans. Very Large Scale Integr. Syst. 23(10), 2001–2008 (2014)
3. N.V.V.K. Boppana, J. Kommareddy, S. Ren, Low-cost and high-performance 8 × 8 Booth multiplier. Circuits Syst. Signal Process. 38(9), 4357–4368 (2019)
4. T. Chattopadhyay, D.K. Gayen, All-optical 2’s complement number conversion scheme without binary addition. Opto-Electronics 11(1), 1–7 (2017)
5. S.M. Cho, P.K. Meher, L.T.N. Trung, H.J. Cho, S.Y. Park, Design of very high-speed pipeline FIR filter through precise critical path analysis. IEEE Access. 9, 34722–34735 (2021)
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献